

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/074,309	02/11/2002	Young-Man Ahn	5649-944	5649-944 6441	
20792	7590 10/22/2003		EXAMINER		
MYERS BIO	GEL SIBLEY & SAJOV	HUR, JUNG H			
RALEIGH, NC 27627			ART UNIT	PAPER NUMBER	
			2824		
		DATE MAILED: 10/22/2003			

Please find below and/or attached an Office communication concerning this application or proceeding.

					AX			
		Application	on No.	Applicant(s)				
		10/074,30	9	AHN ET AL.				
Offic	Action Summary	Examiner		Art Unit				
		Jung (Johr	·	2824				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status								
1)⊠ Responsive to communication(s) filed on <u>08 September 2003</u> .								
	on is FINAL . 2b) 1	This action is	non-final.	7				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims								
4)⊠ Claim(s) 1,3,4,7-19 and 29 is/are pending in the application.								
4a) Of the above claim(s) is/are withdrawn from consideration.								
5)⊠ Claim(s) <u>1,3,4 and 7-10</u> is/are allowed.								
6)⊠ Claim(s) <u>11-15,17-19 and 29</u> is/are rejected.								
7)⊠ Claim(s) <u>16</u> is/are objected to.								
8) Claim(s) are subject to restriction and/or election requirement.								
Application Papers								
9) The specification is objected to by the Examiner.								
10) The drawing(s) filed on 11 February 2002 is/are: a) accepted or b) objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.								
If approved, corrected drawings are required in reply to this Office action. 12) The oath or declaration is objected to by the Examiner.								
Priority under 35 U.S.C. §§ 119 and 120								
13)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).								
a)⊠ All b)□ Some * c)□ None of:								
 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 								
Copies of the certified copies of the priority documents have been received in this National Stage								
application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.								
14)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).								
a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.								
Attachment(s)								
	ces Cited (PTO-892) rson's Patent Drawing Review (PTO-948) sure Statement(s) (PTO-1449) Paper No(s)	·	4) Interview Summar 5) Notice of Informal 6) Other:	ry (PTO-413) Paper No Patent Application (PT	o(s) FO-152)			

Application/Control Number: 10/074,309 Page 2

Art Unit: 2824

DETAILED ACTION

Amendment

1. Acknowledgment is made of applicant's Amendment, filed 08 September 2003. The changes and remarks disclosed therein were considered.

Claims 2, 5, 6, 20-28, 30 and 31 have been cancelled. Therefore, claims 1, 3, 4, 7-19 and 29 are pending in the application.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 11 and 17-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art ("Admission") in view of Lu et al. (U.S. Pat. No. 5,946,712).

Regarding claims 11 and 17-19, Admission in Figs. 1 and 2 discloses an integrated circuit device, comprising: a circuit (including 120) configured to generate an output data signal (ACOUT) in response to a clock signal (OCLK1) and an input data signal (ACIN); a phase-locked loop, clock generation circuit (130) configured to generate the clock signal in response to an input clock signal (CLK); and a plurality of memory devices (M1, M2,..., Mn) configured to respectively receive the output data signal in response to the clock signal, wherein the respective ones of the plurality of memory devices have different respective delays associated therewith

Art Unit: 2824

with respect to receiving the output data signal (see, for example, instant specification, page 1, lines 12-14 and page 2, lines 18-24).

However, Admission does not disclose a delay circuit configured to delay the clock signal and generate the output data signal in response to the delayed clock signal.

Lu in Figs. 3 and 5 discloses a delay circuit (for example, 160) configured to delay a clock signal (180) and generate an output data signal (output of 158) in response to the delayed clock signal (162).

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to modify the circuit of Admission to include the delay circuit of Lu, such that the clock signal is delayed and the output data signal is generated in response to the delayed clock signal, for the purpose of assuring validity of data in a synchronous memory at increased system clock frequencies (see, for example, Lu, column 1, lines 6-10).

4. Claims 12-15 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art ("Admission") in view of Lu et al. (U.S. Pat. No. 5,946,712) as applied to claims 11 and 17-19 above, and further in view of Yoshimori (Japanese Patent Pub. No. JP 01161912 A).

Regarding claims 12-15 and 29, Admission in view of Lu discloses an integrated circuit device and a related method of operating the integrated circuit device as in claims 11 and 17-19 above, and further discloses: in Lu, Fig. 5, a delay buffer (within 160) configured to generate a delayed clock signal at an output terminal thereof (output of 186) in response to a delay information (188) and a clock signal received at an input terminal thereof (input for 180), the

Art Unit: 2824

delay buffer comprising a plurality of buffers (182a-f), a plurality of switches (within 186) that are respectively operable (via 188) to connect selected ones of the plurality of buffers in series between the input terminal and the output terminal of the delay buffer (one of 184a-d is connected to 162 via a corresponding switch in 186), and a demultiplexer circuit (within 186) configured to generate a plurality of switch control signals (within 186, based on 188), respective ones of the plurality of switches being responsive to the respective ones of the plurality of switch control signals (188 is demultiplexed to operate one of the switches in 186 to connect one of 184a-d to 162); and, in Admission, Fig. 1, that the delay circuit comprises a receiver circuit (register 120) configured to store the input data signal (a function of a register).

However, Admission in view of Lu does not disclose that the delay circuit comprises a memory unit configured to store the delay information therein, and the delay buffer coupled to the memory unit; or a plurality of delay circuits respectively configured to delay a clock signal so as to generate a plurality of output clock signals having differing phases.

Yoshimori in Figs. 1 and 6 discloses a delay circuit comprising a memory unit (5 or 61) configured to store a delay information therein, and a delay buffer (4) coupled to the memory unit and configured to generate a delayed clock signal; and a plurality of delay circuits (2 or 60) respectively configured to delay a clock signal (input to 3 or 63) so as to generate a plurality of output clock signals (output from 4) having differing phases (delay of each of 2 or 60 is controlled individually and independently by a corresponding 5 or 61, respectively), and a respective one of the plurality of delay circuits comprising a memory unit (5 or 61) configured to store a delay information therein, and a delay buffer (4) coupled to the memory unit and configured to generate a delayed clock signal. Yoshimori in Fig. 2 also discloses the delay

Art Unit: 2824

buffer comprising: a plurality of buffers (23); and a plurality of switches (24) that are respectively operable to connect selected ones of the plurality of buffers in series between the input terminal and the output terminal of the delay buffer.

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to modify the device and the method of Admission in view of Lu to include a plurality of delay circuits, each with a memory unit to store delay information and coupled to a delay buffer (thus, having a delay circuit with a memory unit to store delay information and coupled to a delay buffer), as in Yoshimori, for the purpose of easily and independently adjusting the clock delays and reducing the clock skew.

Allowable Subject Matter

5. Claims 1, 3, 4 and 7-10 are allowed.

Claim 16 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The reasons for the indication of allowable subject matter are on record in the file.

Response to Arguments

6. Applicant's arguments filed 08 September 2003 have been fully considered but they are not persuasive.

Art Unit: 2824

7. Applicant argues, on page 7, in the first full paragraph, that "Lu contains no disclosure or suggestion of delaying an input data signal as recited in claims 11 and 29."

In response, it is noted that Figs. 3 and 5 of Lu clearly show that an input data signal to a data buffer 158 is delayed (i.e., the generation of an output data signal from the data buffer is delayed) by delaying a clock signal 180 (via 160) and generating the output data signal from the data buffer in response to the delayed clock signal 162, as recited in claim 11 and 29.

8. Applicant further argues, on page 7, in the second full paragraph, that "Yoshimori appears to contain no disclosure or suggestion of delaying an input data signal as recited in claims 11 and 29."

In response, it is noted that, in the rejection of claims 11 and 29, Lu (not Yoshimori) was cited as the prior art reference disclosing an input data signal being delayed, as recited in claims 11 and 29 (see response above). Yoshimori was cited, in the rejection of claim 29, at least for the step of "storing delay information in a memory unit" which is missing in the combination of Admission in view of Lu.

Conclusion

9. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE

MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

MONTHS of the mailing date of this final action and the advisory action is not mailed until after

Art Unit: 2824

the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jung (John) Hur whose telephone number is (703) 308-1624. The examiner can normally be reached on M-F 6:30 AM - 3:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (703) 308-2816. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

jhh

RICHARD ELMS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 28:2